Show simple item record

dc.contributor.authorZHANG Bolin, LI Bin, YAN Yunfei, WEI Yuanxin, ZHOU Qinglei
dc.contributor.other1 Country School of Computer and Artificial Intelligence,Zhengzhou University,Zhengzhou 450001,China;2 Henan Key Laboratory of Network Cryptography Technology,Zhengzhou 450001,China
dc.date.accessioned2025-08-27T02:35:34Z
dc.date.accessioned2025-10-08T08:23:18Z
dc.date.available2025-10-08T08:23:18Z
dc.date.issued01-11-2023
dc.identifier.urihttp://digilib.fisipol.ugm.ac.id/repo/handle/15717717/35709
dc.description.abstractZUC algorithm is a stream cipher algorithm independently developed by China,which has been adopted as the fourth generation mobile communication encryption standard by 3GPP LTE.In order to meet the high requirements of the big data era for the performance of domestic passwords,a set of high-performance data encryption scheme with ZUC algorithm as the core is designed.The scheme includes two encryption algorithm cores of different structure forms.Aiming at two different application situations of short message and long message respectively,based on the FPGA platform,the semi-pipelined and full-pipelined ZUC stream cipher circuit structures are designed by using CLA and CSA adders.With the improved ZUC encryption mode,combined with high-speed memory communication and multi iv parallel encryption,the high-performance encryption scheme is realized,which greatly improves the encryption and decryption efficiency.When the scheme works,the encryption algorithm can be configured using the control module.Experimental results show that,compared with other schemes,the working frequency of the proposed algorithmis increased by 40.8%~209.5% and 62.1%~445.4% respectively,and the data throughput reaches 25.728 Gb/s and 46.08 Gb/s,meeting the high-performance encryption scenarios such as edge devices and Internet of Vehicles data encryption.
dc.language.isoZH
dc.publisherEditorial office of Computer Science
dc.subject.lccComputer software
dc.titleZUC High Performance Data Encryption Scheme Based on FPGA
dc.typeArticle
dc.description.keywordszuc algorithm|fpga|high performance encryption|hardware implementation|pipelined
dc.description.pages374-382
dc.description.doi10.11896/jsjkx.221100070
dc.title.journalJisuanji kexue
dc.identifier.oaib5f5a7b5964e41d2ae16ae91f656245c
dc.journal.infoVolume 50, Issue 11


This item appears in the following Collection(s)

Show simple item record